


MOS
INTEGRATED CIRCUITS
MC1120P SERIES

GENERAL INFORMATION

MOS MC1120P series

This low-cost MOS integrated circuit series is designed specifically for electronic organ applications.



FUNCTIONS AND CHARACTERISTICS ($V_s = -10$ V, $T_A = 25^\circ\text{C}$)

| FUNCTION | TYPE CASE 93 0 to +75°C | Output Loading Factor Each Output | Output Voltage Swing Volts | Operating Frequency kHz | Total Power Dissipation mW typ/pkg |
|----------------------------------|-------------------------------|---|-------------------------------------|-------------------------------|---|
| Dual Keyer Gate with Snub Inputs | MC1120 | 5 | 12 | 0 to 100 | 10 |
| Frequency Divider (Four Stage) | MC1124 | 5 | 10 | 0 to 100 | 190 |


MAXIMUM RATINGS

| RATING | VALUE | UNIT |
|------------------------------------|----------------------------|------|
| Power Supply Voltage | -40 to +0.3 | Vdc |
| Input Voltage — MC1120P MC1124P | -40 to +0.3 -30 to +0.3 | Vdc |
| Operating Temperature Range | 0 to +75 | °C |
| Storage Temperature Range | -55 to +125 | °C |


MC1120P

A monolithic circuit consisting of two gates with key and snub inputs.

- Noise Immunity = 1.0 Volt
- Minimum Fan-Out = 5
- Temperature Range = 0 to +75°C




Number in parenthesis = loading factor



CASE 93
(TO-116)

CIRCUIT SCHEMATIC



MC1120P (continued)


MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|-----------------------------|-----------------------------|-------------|------|
| Source Voltage | V_S | -40 to +0.3 | Vdc |
| Input, Snub, Key Voltages | V_{in} , V_{SN} , V_K | -40 to +0.3 | Vdc |
| Operating Temperature Range | T_A | 0 to +75 | °C |
| Storage Temperature Range | T_{stg} | -55 to +125 | °C |

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

| Characteristic | Symbol | Pin Under Test | Test Conditions | | | | | Ground | | | |
|-------------------------------|--------------|----------------|------------------|-----------------|------------------------------------|------------------|--------------|---------------|---------|----------|---------------------|
| | | | $V_{dc} \pm 1\%$ | | | | | | | | |
| | | | V_{IL} -2.5 | V_{IH} -15 | V_K -20 | V_{max} -40 | V_S -10 | | | | |
| Applied to pins listed below: | | | | | | | | | | | |
| Source Supply Drain Current | I_S | 11 | - | 1.0 | mAdc | - | 9, 2, 6, 13 | - | 11 | 7, 8, 14 | |
| Input Current | I_{in} | 2 9 | - | 100 100 | μAdc μAdc | - - | - - | - - | 2 9 | - - | 6, 7 7, 13 |
| Snub Current | I_{SN} | 8 14 | - | 100 100 | μAdc μAdc | - - | - - | - - | 8 14 | - - | 6, 7 7, 13 |
| Key Current | I_K | 6 13 | - | 100 100 | μAdc μAdc | - - | - - | - - | 5 13 | - - | 2, 7, 8 7, 9, 14 |
| Key Current (Snub On) | $I_{K(on)}$ | 6 13 | 70 70 | - | μAdc μAdc | - - | 8 14 | 6 13 | - - | - - | 2, 7 7, 9 |
| Key Current (Snub Off) | $I_{K(off)}$ | 6 13 | - | 1.0 1.0 | μAdc μAdc | 8 14 | - - | 6 13 | - - | - - | 2, 7 7, 9 |
| Logical "1" Output Voltage | V_{OL} | 5 12 | - | -2.0 -2.0 | Vdc Vdc | - - | - - | 2, 6 9, 13 | - - | 11 11 | 7 7 |
| Logical "0" Output Voltage | V_{OH} | 5 12 | -9.0 -9.0 | - | Vdc Vdc | - - | - - | 6 13 | - - | 11 11 | 2, 7 7, 9 |

TYPICAL APPLICATION



Closing of the organ key "enables" the KEYER GATE, permitting subsequent pulses applied to the signal input to pass through the gate, and simultaneously charges capacitor C. When the key is released the stored charge maintains the gate conduction until charge is removed. The SNUB line provides a means of varying the total resistance in parallel with the capacitor by controlling the series impedance of the MOS transistor. Therefore the length of time that the note is sustained after the key is released depends upon the snub voltage.


FREQUENCY DIVIDER

MOS MC1120P series


MC1124P

A monolithic circuit consisting of four flip-flops with single rail inputs and Q and \bar{Q} outputs.

- Toggle Frequency = DC to 500 kHz
- Noise Immunity = 1.0 Volt
- Minimum Fan-Out = 5
- Temperature Range = 0 to +75°C




CASE 93
(TO-116)



NOTE:

To cascade flip-flop stages, connect \bar{Q} (trigger out) to T_{in} (trigger in) of the next stage.

CIRCUIT SCHEMATIC



MC1124P (continued)

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|-----------------------------|-----------|-------------|------|
| Drain Voltage | V_{DD} | -40 to +0.3 | Vdc |
| Trigger Input Voltage | V_{in} | -30 to +0.3 | Vdc |
| Operating Temperature Range | T_A | 0 to +75 | °C |
| Storage Temperature Range | T_{stg} | -55 to +125 | °C |

ELECTRICAL CHARACTERISTICS

| Characteristic | Symbol | Pin Under Test | Min | Max | Unit | Test Voltages @ $T_A = 25^\circ C$ | | | Ground |
|--|-----------|--------------------|------------------------------|------------------------------|-----------|------------------------------------|----------------------|----------------------|---|
| | | | | | | VT_{in} | V_{DD} | V_S | |
| | | | | | | * -30 ± 1 Vdc | -10 ± 0.5 Vdc | | |
| Drain Supply Drain Current | I_{DD} | 11 | - | 2.5 | mAdc | - | 11 | 12 | 1, 4, 7, 8, 13 |
| Source Supply Drain Current | I_{DS} | 12 | - | 17 | mAdc | - | 1, 2, 5, 9, 11 | 12 | 4, 7, 8, 13 |
| Source Supply Leakage Current | I_{SS} | 12 | - | 5.0 | μ Adc | - | - | 12 | 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14 |
| "Q" Logical "0" Output Voltage | V_{OH} | 3 6 10 14 | -9.0 -9.0 -9.0 -9.0 | - | Vdc | 1 4 8 13 | 11 11 11 11 | 12 12 12 12 | 7 7 7 7 |
| "Q" Logical "1" Output Voltage | V_{OL} | 3 6 10 14 | - | -2.5 -2.5 -2.5 -2.5 | Vdc | 1 4 8 13 | 11 11 11 11 | 12 12 12 12 | 7 7 7 7 |
| " \bar{Q} " Logical "0" Output Voltage | V_{OH} | 1 2 5 9 | -10 -10 -10 -10 | - | Vdc | 13 1 4 8 | 11 11 11 11 | 12 12 12 12 | 7 7 7 7 |
| " \bar{Q} " Logical "1" Output Voltage | V_{OL} | 1 2 5 9 | - | -2.5 -2.5 -2.5 -2.5 | Vdc | 13 1 4 8 | 11 11 11 11 | 12 12 12 12 | 7 7 7 7 |
| Toggle Frequency | f_{Tog} | | 100 | - | kHz | | | See Test Diagram | |

* VT_{in} — Preset to desired output level by applying -20 Vdc to input then open.

TOGGLE FREQUENCY TEST DIAGRAMS AND WAVEFORMS

